

### <span id="page-0-0"></span>**FEATURES**

**Operation: 2.3 GHz to 4.0 GHz Gain of 14.0 dB at 2.6 GHz OIP3 of 41.0 dBm at 2.6 GHz P1dB of 25.7 dBm at 2.6 GHz Noise figure: 4.0 dB at 2.6 GHz Power supply voltage: 3.3 V to 5 V Power supply current: 37 mA to 90 mA Dynamically adjustable bias No bias resistor required Thermally efficient, MSL-1 rated SOT-89 package Operating temperature range: −40°C to +105°C ESD rating of ±2 kV (Class 3A)**

**APPLICATIONS Wireless infrastructure Automated test equipment ISM/AMR applications**

#### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [ADL5321](www.analog.com/adl5321) incorporates a dynamically adjustable biasing circuit that allows for the customization of OIP3 and P1dB performance from 3.3 V to 5 V without the need for an external bias resistor. This feature gives the designer the ability to tailor driver amplifier performance to the specific needs of the design. This feature also creates the opportunity for dynamic biasing of the driver amplifier, where a variable supply is used to allow for full 5 V biasing under large signal conditions and then can reduce the supply voltage when signal levels are smaller and lower power consumption is desirable. This scalability reduces the need to evaluate and inventory multiple driver amplifiers for different output power requirements from 22 dBm to 26 dBm output power levels.

The [ADL5321](www.analog.com/adl5321) is also rated to operate across the wide temperature range of −40°C to +105°C for reliable performance in designs that experience higher temperatures, such as power amplifiers. The 1∕4 watt driver amplifier covers the 2.3 GHz to 4.0 GHz wide frequency range and only requires a few external components to be tuned to a specific band within that wide range. This high performance, broadband RF driver amplifier is well suited for a variety of wired and wireless applications including cellular infrastructure, ISM band power amplifiers, defense equipment, and instrumentation equipment. A fully populated evaluation board is available.

# 2.3 GHz to 4.0 GHz ¼ Watt RF Driver Amplifier

# Data Sheet **[ADL5321](www.analog.com/adl5321)**

## <span id="page-0-1"></span>**FUNCTIONAL BLOCK DIAGRAM**



The [ADL5321](www.analog.com/adl5321) also delivers excellent adjacent channel leakage ratio (ACLR) vs.  $P_{OUT}$ . For output powers up to 10 dBm rms, the ADL5321 adds very little distortion to the output spectrum. At 2.6 GHz, the ACLR is −59 dB and a relative constellation error of −46.6 dB (<0.5% EVM) at an output power of 10 dBm rms.



*Figure 2. WiMAX 64 QAM, 10 MHz Bandwidth, Single Carrier*

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**Rev. C**

## TABLE OF CONTENTS



## <span id="page-1-0"></span>**REVISION HISTORY**



## **6/10—Rev. A to Rev. B**



### **2/09—Rev. 0 to Rev. A**



**5/08—Revision 0: Initial Version**



## <span id="page-2-0"></span>**SPECIFICATIONS**

 $T_{\rm A}$  = 25°C, unless otherwise noted.

## **Table 1.**



<sup>1</sup> Guaranteed maximum and minimum specified limits on this parameter are based on six sigma calculations.

## <span id="page-3-0"></span>**TYPICAL SCATTERING PARAMETERS**

VCC = 5 V and  $T_A$  = 25°C; the effects of the test fixture have been de-embedded up to the pins of the device.



## <span id="page-4-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 3.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## <span id="page-4-1"></span>**THERMAL RESISTANCE**

[Table 4](#page-4-3) lists the junction-to-air thermal resistance  $(\theta_{IA})$  and the junction-to-paddle thermal resistance  $(\theta_{\text{IC}})$  for the [ADL5321.](www.analog.com/adl5321)

#### <span id="page-4-3"></span>**Table 4. Thermal Resistance**



<sup>1</sup> Measured on Analog Devices evaluation board. For more information about board layout, see th[e Soldering Information and Recommended PCB Land](#page-10-1)  [Pattern](#page-10-1) section.

2 Based on simulation with JEDEC standard JESD51.

### <span id="page-4-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-5-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



## **Table 5. Pin Function Descriptions**



## <span id="page-6-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS







*Figure 5. Gain vs. Frequency and Temperature, 2.5 GHz to 2.7 GHz*



*Figure 6. Reverse Isolation (S12), Input Return Loss(S11), and Output Return Loss(S22) vs. Frequency, 2.2 GHz to 2.9 GHz* 



*Figure 7. OIP3 and P1dB vs. Frequency and Temperature, 2.5 GHz to 2.7 GHz* 



*Figure 8. OIP3 vs. P<sub>OUT</sub> and Frequency, 2.5 GHz to 2.7 GHz* 



*Figure 9. Noise Figure vs. Frequency and Temperature, 2.2 GHz to 2.9 GHz* 

**30**

**29**

**28**

**27**

**P1dB (dBm)**

P1dB (dBm)

**26**

**25**

07307-012

07307-012

07307-013

07307-014

07307



*Figure 12. Reverse Isolation (S12), Input Return Loss (S11), and Output Return Loss (S22) vs. Frequency, 3.2 GHz to 4.0 GHz* 

*Figure 15. Noise Figure vs. Frequency and Temperature, 3.2 GHz to 4.0 GHz* 

## Data Sheet **ADL5321**





*Figure 19. Noise Figure (NF) Distribution at 2.6 GHz*



*Figure 20. Supply Current vs. Temperature and Supply Voltage (Using 2.6 GHz Matching Components)* 



*Figure 21. Supply Current vs. POUT 3.3 V and 5 V (2.6 GHz Matching Components)* 

07307-131

 $131$ 07307-

## <span id="page-9-0"></span>HIGH TEMPERATURE AND 3.3 V OPERATION

Th[e ADL5321](www.analog.com/adl5321) has excellent performance at temperatures above 85°C. At 105°C, the gain and P1dB decrease by 0.2 dB, the OIP3 decreases by 0.1 dB, and the noise figure increases by 0.31 dB compared with the data at 85°C[. Figure 25](#page-9-1) throug[h Figure 27](#page-9-2) show the performance at 105°C.



*Figure 22. Gain vs. Frequency and Temperature, 5 V Supply, 2.5 GHz to 2.7 GHz*







*Figure 24. Noise Figure vs. Frequency and Temperature, 5 V Supply, 2.5 GHz to 2.7 GHz*



<span id="page-9-1"></span>



*3.3 V Supply, 2.5 GHz to 2.7 GHz*



<span id="page-9-2"></span>*Figure 27. Noise Figure vs. Frequency and Temperature, 3.3 V Supply 2.5 GHz to 2.7 GHz*

## <span id="page-10-0"></span>BASIC LAYOUT CONNECTIONS

The basic connections for operating th[e ADL5321](www.analog.com/adl5321) are shown in [Figure 28.](#page-10-2) 

[Table 6](#page-10-3) lists the required matching components. Capacitors C1, C2, C3, C4, and C7 are Murata GRM155 series (0402 size) and Inductor L1 is a Coilcraft 0603CS series (0603 size). For all frequency bands, the placement of C3 and C7 is critical. From 2500 MHz to 2700 MHz, the placement of C1 is also important. [Table 7](#page-10-4) lists the recommended component placement for various frequencies.

A 5 V dc bias is supplied through L1 that is connected to RFOUT (Pin 3). In addition to C4, 10 nF and 10  $\mu$ F power supply decoupling capacitors are also required. The typical current consumption for the [ADL5321](www.analog.com/adl5321) is 90 mA.



<span id="page-10-2"></span>*Figure 28. Basic Connections* 

## <span id="page-10-1"></span>**SOLDERING INFORMATION AND RECOMMENDED PCB LAND PATTERN**

[Figure 29](#page-10-5) shows the recommended land pattern for the [ADL5321.](www.analog.com/adl5321) To minimize thermal impedance, the exposed paddle on the SOT-89 package underside is soldered down to a ground plane along with (GND) Pin 2. If multiple ground layers exist, they should be stitched together using vias. For more information on land pattern design and layout, refer to th[e AN-772](http://www.analog.com/an-772) Application Note, *A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP)*.

This land pattern, on the [ADL5321](www.analog.com/adl5321) evaluation board, provides a measured thermal resistance ( $\theta$ <sub>IA</sub>) of 35°C/W. To measure  $\theta$ <sub>IA</sub>, the temperature at the top of the SOT-89 package is found with an IR temperature gun. Thermal simulation suggests a junction temperature 10°C higher than the top of package temperature. With additional ambient temperature and I/O power measurements,  $\theta_{IA}$  could be determined.



<span id="page-10-5"></span>*Figure 29. Recommended Land Pattern*

#### <span id="page-10-3"></span>**Table 6. Recommended Components for Basic Connections**



#### <span id="page-10-4"></span>**Table 7. Matching Component Spacing**



## ADL5321 Data Sheet

## <span id="page-11-0"></span>**MATCHING PROCEDURE**

The [ADL532](www.analog.com/adl5321)1 is designed to achieve excellent gain and IP3 performance. To achieve this, both input and output matching networks must present specific impedance to the device. The matching components listed in [Table 6](#page-10-3) were chosen to provide −14 dB input return loss while maximizing OIP3. The load-pull plots (see [Figure 30,](#page-11-1) [Figure 31,](#page-11-2) an[d Figure 32\)](#page-11-3) show the load impedance points on the Smith chart where optimum OIP3, gain, and output power can be achieved. These load impedance values (that is, the impedance that the device sees when looking into the output matching network) are listed i[n Table 8](#page-12-1) an[d Table 9](#page-12-2) for maximum gain and maximum OIP3, respectively. The contours show how each parameter degrades as it is moved away from the optimum point.

From the data shown i[n Table 8](#page-12-1) an[d Table 9,](#page-12-2) it becomes clear that maximum gain and maximum OIP3 do not occur at the same impedance. This can also be seen on the load-pull contours in [Figure 30](#page-11-1) throug[h Figure 32.](#page-11-3) Therefore, output matching generally involves compromising between gain and OIP3. In addition, the load-pull plots demonstrate that the quality of the output impedance match must be compromised to optimize gain and/ or OIP3. In most applications where line lengths are short and where the next device in the signal chain presents a low input return loss, compromising on the output match is acceptable.

To adjust the output match for operation at a different frequency or if a different trade-off between OIP3, gain, and output impedance is desired, the following procedure is recommended.

For example, to optimize the [ADL5321](www.analog.com/adl5321) for optimum OIP3 and gain at 2300 MHz, use the following steps:

- 1. Install the recommended tuning components for a 2500 MHz to 2700 MHz tuning band, but do not install C3 and C7.
- 2. Connect the evaluation board to a vector network analyzer so that input and output return loss can be viewed simultaneously.
- 3. Starting with the recommended values and positions for C3 and C7, adjust the positions of these capacitors along the transmission line until the return loss and gain are acceptable. Push-down capacitors that are mounted on small sticks can be used in this case as an alternative to soldering. If moving the component positions does not yield satisfactory results, then the values of C3 and C7 should be increased or decreased (most likely increased in this case because the user is tuning for a lower frequency). Repeat the process.
- 4. Once the desired gain and return loss are realized, OIP3 should be measured. It may be necessary to go back and forth between return loss/gain and OIP3 measurements (probably compromising most on output return loss) until an acceptable compromise is achieved.



<span id="page-11-1"></span>

*Figure 31. Load-Pull Contours, 3500 MHz*

<span id="page-11-2"></span>

<span id="page-11-3"></span>*Figure 32. Load-Pull Contours, 3600 MHz*

## Data Sheet **ADL5321**



#### <span id="page-12-1"></span>**Table 8. Load Conditions for Gain** $_{\text{MAX}}$

## <span id="page-12-2"></span>Table 9. Load Conditions for OIP3<sub>MAX</sub>



## <span id="page-12-0"></span>**WiMAX OPERATION**

[Figure 33](#page-12-3) shows a plot of adjacent channel leakage ratio (ACLR) vs.  $P_{OUT}$  for the [ADL5321](www.analog.com/adl5321). The signal type used is a WiMAX, 64 QAM, single carrier with a 10 MHz channel bandwidth. This signal is generated by a WiMAX-enabled source and followed with suitable band-pass filtering. The band-pass filter helps reduce the adjacent and alternate channel noise and distortion out of the signal generator down to −63 dB in the adjacent channels and −76 dB in the alternate channels at 2.6 GHz and −60 dB at 3.5 GHz.

Below an output power of 7 dBm, measured [ADL5321](www.analog.com/adl5321) output spectral performance is limited by the signal quality from the signal source used (−63 dB at 2.6 GHz and −60 dB at 3.5 GHz). At high power operation, input power to the ADL5321 is 1 dBm for 15 dBm output power and the source ACLR is −60.2 dB. It is expected that with a better signal source, the [ADL5321](www.analog.com/adl5321) output spectral quality improves further, especially at output power levels ≤10 dBm. For instance, th[e ADL5373](http://www.analog.com/ADL5373) quadrature modulator measured ACLR is −69 dB for an output power of −10 dBm.

For output powers up to 10 dBm rms, the [ADL5321](www.analog.com/adl5321) adds very little distortion to the output spectrum. At 2.6 GHz, the ACLR is −59 dB and a relative constellation error of −46.6 dB (<0.5% EVM) at an output power of 10 dBm rms.



<span id="page-12-3"></span>*Figure 33. ACLR vs. P<sub>OUT</sub>, WiMAX 64 QAM, 10 MHz Bandwidth, Single Carrier* 



*Figure 34. RCE/EVM vs. P<sub>OUT</sub>, WiMAX 64 QAM, 10 MHz Bandwidth, Single Carrier* 

## <span id="page-13-0"></span>EVALUATION BOARD

The schematic of the [ADL5321](www.analog.com/adl5321) evaluation board is shown in [Figure 35.](#page-13-1) This evaluation board uses 25 mil wide traces and is made from IS410 material (lead-free version of FR4). The evaluation board comes tuned for operation in the 2500 MHz to 2700 MHz tuning band. Tuning options for other frequency bands

are also provided in [Table 10.](#page-13-2) The recommended placement for these components is provided in [Table 11.](#page-13-3) The inputs and outputs should be ac-coupled with appropriately sized capacitors. DC bias is provided to the amplifier via an inductor connected to the RFOUT pin. A bias voltage of 5 V is recommended.



*Figure 35. Evaluation Board, 2500 MHz to 2700 MHz*

### <span id="page-13-2"></span><span id="page-13-1"></span>**Table 10. Evaluation Board Configuration Options**



#### <span id="page-13-3"></span>**Table 11. Recommended Component Spacing on Evaluation Board**



## Data Sheet **ADL5321**



*Figure 36. Evaluation Board Layout and Default Component Placement for Operation from 2500 MHz to 2700 MHz (Note: C7 Is Not Placed)* 



*Figure 37. Evaluation Board Layout and Component Placement for Operation from 3400 MHz to 3850 MHz* 

## <span id="page-15-0"></span>OUTLINE DIMENSIONS



## <span id="page-15-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2008–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07307-0-7/12(C)** 



www.analog.com

Rev. C | Page 16 of 16